Nanocrystalline Ge Flash Memories: Electrical Characterization and Trap Engineering by Kan, Eric Win Hong et al.
 
 
Nanocrystalline Ge Flash Memories:  
Electrical Characterization and Trap Engineering  
E.W.H. Kan1, B.H. Koh2, W.K. Choi1,2, W.K. Chim1,2, D.A. Antoniadis1,3 and E.A. Fitzgerald1,3          
1 Singapore-MIT Alliance, 4 Engineering Drive 3, Singapore 117576 
2 Department of Electrical & Computer Engineering, National University of Singapore, 
4 Engineering Drive 3, Singapore 117576 
3 Massachusetts Institute of Technology, 77 Massachusetts Avenue, Cambridge, MA 
02139-66307
  
Abstract—A single transistor memory structure with 
threshold voltage shift, Vth, exceeding ~1.5 V corresponding to 
interface charge trapping in nanocrystalline germanium (nc-
Ge), operating at 0.96 MV/cm, is presented. The trapping 
effect is eliminated when nc-Ge is synthesized in forming gas 
thus excluding the possibility of quantum confinement and 
Coulomb blockade effects. Through discharging kinetics, the 
model of deep level trap charge storage is confirmed. The trap 
energy level is dependent on the matrix which confines the nc-
Ge.  
 
Index Terms—Flash memory, nanocrystalline germanium, 
charge trapping, quantum dot. 
 
I. INTRODUCTION 
C ONVENTIONAL floating gate non-volatile memories (NVMs) present critical issues for device scalability 
beyond the sub-90 nm node, such as gate length and tunnel 
oxide thickness reduction [1]. Silicon (Si) and germanium 
(Ge) nanocrystal quantum dot flash memories are fully 
CMOS compatible technology based on discrete isolated 
charge storage nodules which have the potential of pushing 
further the scalability of conventional NVMs [2]. Quantum 
dot memories offer lower operating voltages as compared 
to conventional floating-gate (FG) Flash memories due to 
thinner tunnel dielectrics which allow higher tunneling 
probabilities. The isolated charge nodules suppress charge 
loss through lateral paths, thereby achieving a superior 
charge retention time [3]. 
 In achieving non volatility in conventional FG 
memories, thicker control and tunnel oxides (~8 nm) are 
required to guarantee a ten-year retention time. The thicker 
control and tunnel oxides require large voltages for charge 
injection into the floating gate and also result in smaller 
capacitive coupling to the floating gate. In other words, the 
need for longer retention time can be achieved at the 
expense of higher operating voltage and longer operating 
time. Hence, there is a trade off between power and speed 
considerations and the charge retention time. 
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 Earlier works on quantum dot Flash memories have been 
concentrated on using nanocrystalline silicon (nc-Si) to 
replace the continuous floating gate layer [3]. Over the 
years, numerous groups have proposed using 
nanocrystalline germanium (nc-Ge) and metal dots, such as 
Au, Ag, W, Pt and Sn [4]-[6] . The advantage of using 
metal nanodots is the creation of an asymmetrical barrier 
between the substrate and the storage nodules by 
engineering the metal work function, thus inducing a 
smaller barrier for writing and a larger barrier for retention 
[4]. Nevertheless, introducing metal nanodots compromises 
the compatibility to current silicon technology. 
 Nanocrystalline-Ge, though posing several fabrication 
challenges, is a perfect candidate to replace the floating 
gate. The smaller band gap, as compared to the Si 
substrate, results in a higher confinement barrier for 
retention and a smaller barrier for program and erase 
modes, similar to metal nanodots but without having any 
compatibility issues [7]. The fabrication of nc-Ge is more 
difficult than nc-Si due to the former’s lower evaporation 
temperature and difference in surface energy with respect 
to the oxide. Nanocrystalline-Ge formation has been 
reported using methods like Ge ion implantation in SiO2 
[8], RF or DC sputter deposition [9] and oxidation of SiGe 
alloys with subsequent high temperature annealing to 
synthesize the nc-Ge [10]. 
 Despite the considerable amount of efforts devoted to 
the study of nanocrystal Flash memories, the charge 
storage mechanism remains obscure. Interfacial defects of 
the nanocrystals seem to play a role in charge storage in 
recent studies [11]-[12], although storage in the 
nanocrystal conduction band by quantum confinement has 
been reported earlier [13]-[14]. Also, a more controllable 
fabrication method has yet to address the non-uniformity of 
dot dimensions and dot densities across devices. Such non-
uniformities induce fluctuations in the electrical 
 
 
annealing process was to enable the formation of spherical 
nc-Ge with good crystallinity, shape and size distribution 
in the silicon oxide matrix [15]. Fig. 3 shows the planar 
TEM image of the synthesized nc-Ge. The mean diameter 
 
Fig. 2. Schematic cross-sectional structure of fabricated 
device and HRTEM image of the SiO2/nc-Ge/SiO2 structure. 
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Fig. 1. Plan view of the memory transistor taken 
using an optical microscope. Gate length is 10 µm. 
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 In this paper, we fabricated nc-Ge embedded in SiO2 by 
wet oxidation of Si0.54Ge0.46 films. The electrical 
characteristics of the memory devices are presented. 
Further emphasis is also given to determine the charge 
location and methods to improve retention time. 
II. DEVICE FABRICATION  
The nc-Ge Flash memories were fabricated on p-type 
(100) Si wafers using ring transistor structures of various 
gate lengths [Fig. 1]. The dielectric stack consisted of a 5 
nm-thick (nc-Ge+SiO2) layer sandwiched between a 5 nm-
thick tunnel oxide and a control oxide of 40 nm thickness. 
Fig. 2 shows a schematic diagram of the cross sectional 
transistor structure accompanied by a high resolution TEM 
(HRTEM) image of the structure.  
The tunnel oxide was first grown on the Si wafers via 
rapid thermal oxidation at 1000 oC for 35 s. A layer of 
Si0.54Ge0.46 film was then deposited by the rf sputtering 
technique at room temperature in argon (Ar) gas at a 
pressure of 3.3 mTorr. A typical deposition rate of 4 Å/s 
was obtained with a rf power of 100 W. The tunnel oxide 
plus Si0.54Ge0.46 film was annealed at 800°C for 6 h in pure 
nitrogen (N2) ambient to form a tunnel oxide-
polycrystalline Si0.54Ge0.46 structure. The thickness and Ge 
content of the Si0.54Ge0.46 film were determined using a 
step profiler and the Rutherford backscattering technique, 
respectively. The wet oxidation of Si0.54Ge0.46 film was 
then performed at 600°C for 4 min using a conventional 
three-zone furnace. The structure was then capped with a 
rf sputtered SiO2 gate oxide layer deposited at room 
temperature to achieve a trilayer (tunnel oxide/oxidized 
polycrystalline Si0.54Ge0.46/rf sputtered SiO2) structure. 
Finally, the trilayer structure was rapid thermal annealed 
(RTA) in either pure N2 or forming gas (90%N2+10%H2) 
ambient using a double step (1000°C for 300 s followed by 
700°C for 60 s) annealing process. The double-step 
(δ) of the nc-Ge was estimated to be 5.67±1.31 nm with an 
area density of ~9×1011 cm-2.  
A poly-Si gate electrode was deposited at 600 oC using 
LPCVD. The nc-Ge that remained after the gate etch step 
outside the channel region were removed by a subsequent 
10% HF etch. After the source/drain and gate n+ 
implantation, a rapid thermal anneal was performed at 950 
oC for 30 s in N2. Al metal was deposited before a forming 
gas sintering process at 450 oC for 5 min. 
As for capacitor structures, where capacitance versus 
time (C-t) measurements were performed, nc-Ge were 
synthesized in a conventional furnace at 800 oC for 30 min 
in pure N2 ambient. This was to ensure that the replaced 
Al2O3 tunnel barrier would not succumb to crystallization 
that may lead to excessive current leakage.   
III. RESULT AND DISCUSSION 
A. Memory Operation and Charge Trapping 
Fig. 4(a) shows the drain current (IDS) versus gate voltage 
(VGS) with write and erase voltages at 10 V and 1 V, 
respectively for various hold durations (thold). The 
measured threshold voltage shift (∆Vth) between fresh and 
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Fig. 3. Planar TEM image of self assembled nc-Ge embedded 
in SiO2. The histogram plot shows the size distribution of the 
nc-Ge.  
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Fig. 5. Measured linear drain current transient during 
programming.. The drain current was decreased due to 
electron programming. Two time constants were observed. 
changes slowly. The existence of two time constants 
described a two-step process consisting of carrier tunneling 
and nanocrystal interface trapping. Nevertheless, the 
preferred injection is through an efficient transmission into 
the nanocrystal which has a large capture cross-section and 
forms a path to possible localization at the interface defect 
[18]. Also, the density of traps and defects at the interfaces 
of the nanocrystals with the host matrix are enhanced due 
to the large surface- to-volume ratios and high surface 
roughness and composition disorders [7].    
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Fig. 4 (a). Hysteresis characteristics of the n-channel nc-
Ge memory fabricated in pure N2. No hysteresis was 
observed in control devices. (b) Hysteresis characteristics 
of similar nc-Ge memory fabricated in forming gas. 
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irogrammed device were about 1.5 V (write) and 1V 
erase) for thold of 10 s. No hysteresis was observed in 
ontrol devices which did not have nc-Ge. This indicates 
hat nc-Ge plays a significant role in storing the charges 
nd not the interface traps that may exist between the Si 
ubstrate and SiO2 tunnel dielectric, or bulk traps in the 
ost matrix of the nanocrystals. The significant positive 
hift in the overall Vth for devices containing nc-Ge as 
ompared to the control samples indicates the presence of 
egative fixed charges with the introduction of Ge [16]. 
he hysteresis was significantly reduced when the nc-Ge 
as synthesized in forming gas (10% H2 + 90% N2), as 
hown in Fig. 4(b). TEM images indicate the presence of 
imilar nc-Ge in the forming gas annealed/fabricated 
tructures [17]. This suggests that the charges are stored in 
raps that can be passivated by hydrogen rather than within 
he conduction band of the nc-Ge. 
B. Programming Characteristic and Data Retention 
Fig. 5 shows the measured drain current transient during 
rogramming, presented in linear and logarithmic time 
cales. Bias voltages of VGS = 9 V and VDS= 0.1 V were 
sed. A characteristic with short and long time constant 
egions was observed in these measurements; i.e., after an 
nitial rapid change, the electronic state of the structure 
Fig. 6 shows the retention characteristics of the memory 
transistor device for the excess electron (write) state and 
excess hole (erase) state. After electrons were injected 
(programmed) from the inversion layer onto the dots with 
gate voltage 15 V for 20 s, retention characteristics were 
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Fig. 6. Retention characteristics of excess electron and hole 
programmed states of the memory transistor at various 
temperatures. 
 
 
0.0
2.0x10-6
4.0x10-6
6.0x10-6
8.0x10-6
75oC
50oC
25oC
100oC
I DS
 (A
)
measured. The electron loss rate w
0.31 V/decade at 25 oC, 0.35  V/de
V/decade at 110 oC. The retention 
were also measured after erasing wi
V. The magnitudes of the hole 
V/decade (25 oC), 0.31 V/decad
V/decade (110 oC). The smaller los
from a higher tunneling barrier for h
C. Nanocrystal Interfacial Trap E
We have earlier discounted the
storage within the conduction band
following subsection, we will exper
the charge is indeed caused by the 
interface between the nc-Ge and the 
The interface of bulk Ge and SiO
have surface defect densities on the 
Though the defect density is low 
defect per nc-Ge of 5 nm in diamet
surface of each nanocrystal induce
which increases its defect density. 
Fig. 7 illustrates the discharging
level charge storage caused by trap
of the nc-Ge. Using the temperatu
discharging time constant, two 
mechanisms are resolved in
measurements. The first discha
portrayed by paths A and B. T
mechanism involves thermal excitati
from the occupancy state to the cond
Ge followed by band-to-band tu
substrate. The second decaying m
path C, which has lower temperatu
to-trap tunneling of electrons from 
the Si-SiO2 interface states. We h
that the tunnel barrier does not h
A  
B  
C  
E trap  
  C o ntro l O x id e  N c-G e  T u
Fig. 7. Schematic diagram of deep 
and discharging mechanism. Si
1 10 100
time (s)  
Fig. 8. Drain current (IDS) transient at the read voltage of 5 V 
after writing at 15 V for 20 s. Symbols represent measured 
data and the lines are fitted data. 
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nneling into the Si 
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re dependence, is trap-
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ave made assumptions 
ave any trap assisted 
leakage sites and that there is no tunneling of holes from 
the Si valence band into the nc-Ge under the influence of 
the internal electric field.  
The discharging time constant is obtained by measuring 
the drain current (IDS) transient. Fig. 8 shows IDS transients 
with read voltage, VR of 5 V after writing at 15 V for 20 s. 
It exhibits an S-shaped monotonically increasing curve due 
to the discharging of stored electrons in the nc-Ge. The 
increase in IDS for higher temperatures could be well 
explained by the larger carrier mobility and the higher 
intrinsic carrier concentration of the substrate. The 
increased intrinsic carrier concentration reduces the Fermi 
level (φF) of the substrate. This causes the voltage drop at 
the substrate (~2φF) during inversion to reduce which 
would then enhance the vertical electric field across the 
gate stack oxide. 
Each IDS transient curve was fitted with a first-order 
double exponential decaying equation after Ref. [11], 
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                                                                                          (1) 
 
where n1+n2=n, total nc-Ge charging sites and λ1 and λ2 
represent two different discharging mechanism. The 
discharging time constant (τD) was determined to be the 
time corresponding to 90 % of the IDS at steady state. The 
inverse of τD is directly proportional to the thermal 
equilibrium emission constant (en).  
Using the approach by Shockley, Read and Hall, the rate 
of emission (Re) of electrons from traps in the nc-Ge is 
proportional to the number of occupied electron traps with 
the proportionality constant being the emission constant 
(en) [19],[20]: 
 
ttne fNeR =                                                                    (2) 
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Fig. 11. Temperature dependence of retention time for nc-
Ge capacitors with SiO2 and Al2O3 tunnel barrier. 
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squared temperature (T) versus inversed T. 
                                                               
where Nt is the total number of electron traps (cm-3) and ft 
is trap occupation probability which is given by the Fermi-
Dirac distribution function. 
The thermal equilibrium emission constant (en) can be 
simplified [21], yielding: 
 
⎥⎦
⎤⎢⎣
⎡−= kT
qEATEe traptrapn exp)(
2                             (3) 
 
where Etrap is the trap energy level measured from the 
conduction band of the nc-Ge, A is a non-temperature-
dependent constant, k is Boltzmann’s constant and T is 
absolute temperature.                           
 Fig. 9 shows the 1/(τDT2) versus 1/T whereby the Etrap 
(0.13 eV) is indicated by the gradient of the slope at high 
temperatures. At lower temperatures, the temperature 
dependence is smaller than 0.13 eV and this region 
indicates the dominance of direct tunneling of electrons 
from deep level traps to the interface states at the Si/SiO2 
interface. 
 Controlling the deep trap level where charge storage 
occurs is crucial to increase the retention duration of the 
memory device. The calculated range of discharging time 
constant for nc-Si varies on the order of 109 when the trap 
level shifts from the conduction band edge to midgap [11]. 
Engineering the trap energy level is achievable by 
manipulating the material of the host matrix. 
  To verify the above, we have fabricated basic 
capacitor structures with nc-Ge embedded within the 
dielectric of different tunnel barriers. C-t measurements of 
two capacitors with tunnel barriers of 5 nm SiO2 and 5 nm 
Al2O3, respectively, were obtained. Fig. 10 shows the 
typical C-t plot of the capacitor structure with SiO2 as the 
tunnel barrier. The retention time for the device at various 
temperatures is defined by the time taken for the 
capacitance to decrease to a normalized capacitance value 
of 0.5. 
The Arrhenius plot of retention time shown in Fig. 11 
shows the temperature dependence of the retention time 
with different tunnel barrier. Nc-Ge with Al2O3 shows 
higher temperature dependence than that of SiO2. The 
difference in activation energy of the two cases implies 
differences in the discharging mechanism, thus suggesting 
that the nc-Ge/Al2O3 interface generate deeper trap levels 
than the nc-Ge/SiO2 interface. 
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Fig. 10. C-t discharging curves for structure with nc-Ge and 
SiO2 tunnel barrier at various temperatures. 
IV. CONCLUSION 
Nanocrystal Flash memory is a perfect candidate to 
replace conventional floating gate technology with 
numerous advantages such as lower operating power, 
longer retention time and faster write/erase operation. 
Nanocrystalline-Ge, is particularly favorable due to its 
smaller band gap which results in a higher confinement 
barrier for retention and smaller barrier for program and 
erase mode operation. By modifying the host matrix which 
the nanocrystals are in contact, the trap level at the 
 
 
interface of nc-Ge can be engineered to achieve a desirable 
depth for optimum memory performance. 
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